

Problem Statement and Motivation

- Random LDPC codes are widely studied for the past few years, which are shown to have powerful error-correcting capability, i.e., only 0.0045 dB away from Shannon limit at rate $\frac{1}{2}$;
- Structured Irregular-Repeat-Accumulate (SIRA) LDPC codes have lower implementation complexity, which makes them more attractive for applications in practice than random LDPC codes;
- Two problems are solved here:
 - ✓ To construct multi-rate SIRA (**MR-SIRA**) LDPC codes with hardware-constraint;
 - ✓ To design an efficient **reconfigurable decoder** for multi-rate block-structure LDPC codes.

Code Construction Algorithm

Key Steps


- Step 1.** Given the objective code parameter such as rate, find the optimal degree distribution using Gaussian Approximation with hardware-constraint;
- Step 2.** Given the node degree distribution, construct a binary mother matrix $M(H_0)$ to fix the non-zero positions in the matrix. Apply the improved PEG concept during this process in order to obtain an optimal mother matrix;
- Step 3.** Construction of the objective matrix $E(H)$ based on $M(H_0)$: Fill in elements for each non-zero position selected from $\{0, 1, \dots, L-1\}$ and survive the candidate that maximizes the girth;
- Step 4.** Given $E(H)$, do cycle distribution analysis. Repeat **Step 2** and **Step 3** until the optimal objective matrix is found in a given number of trials.

Key Tools and Rules

- Code Construction
 - ✓ Node Degree Distribution Optimization: Gaussian Approximation (GA) with Constraint;
 - ✓ Binary Mother Matrix Optimization: Progressive Edge Generation (PEG);
 - ✓ Objective Block Matrix Optimization: Optimal Cycle Distribution Rule
- Reconfigurable Decoder Design
 - ✓ Programmable processing modules
 - ✓ Programmable logic control modules
 - ✓ Minimum memory usage rule
 - ✓ Minimum logic gates rule
 - ✓ Scalable

An Example

- Code Parameters
 - $R = \frac{1}{2}$, $M=16$, $N=32$, $L=256$;
 - Node degree distribution:
 - V node: $\lambda x = 0.2655x + 0.2389x^2 + 0.4956x^6$
 - C node: $\rho x = 0.9292x^6 + 0.0708x^7$
- Construction Result:



SIRA LDPC Codes

- SIRA Codes
 - ✓ Simple structure
 - ◆ Composed of small blocks of circulant permutation matrix
 - ◆ Own double-diagonal property
 - ✓ Ensure fast encoding through accumulator
 - ✓ Allow low-complexity decoding scheme in practice

Question:


How to fill in shifting index p_j to obtain an H matrix with the optimal performance?

$$E_H = \begin{bmatrix} P_{0,0} & P_{0,1} & \dots & P_{0,N-M} & 0 & \dots & -1 & -1 \\ P_{1,0} & P_{1,1} & \dots & P_{1,N-M} & 0 & 0 & \dots & -1 \\ \vdots & \vdots & \ddots & \vdots & \vdots & \vdots & \vdots & \vdots \\ P_{M-2,0} & P_{M-2,1} & \dots & P_{M-2,N-M} & -1 & \dots & 0 & 0 \\ P_{M-1,0} & P_{M-1,1} & \dots & P_{M-1,N-M} & -1 & \dots & -1 & 0 \end{bmatrix}_{M \times N}$$

H_s $H_p = [H_{ps} \ H_{pb}]$

Performance of Our Codes


- Simulation: BP decoding, 50 iterations for ϵ_{BER}



➤ Note: MR-SIRA codes show better error-correcting performance than Mackay codes and are at least no worse than PEG codes. But both encoding and decoding of MR-SIRA codes are much simpler due to their inherent block structure.


Efficient Decoding for Our Codes

- Layered-Shuffle BP-Based Decoding



- Sub-layers (layers) are scheduled **sequentially**;
- Once each sub-layer finishes updating, the **variable nodes connected with this layer are updated immediately** so that the latest information from check nodes is effectively propagated.

Reconfigurable Decoder Design




Throughput Evaluation

- Notation Table:

R	Code rate	T_{idle}	Number of idle clocks in the decoding pipeline
M	Number of code row blocks	$ITER_{max}$	Number of maximum iterations
N	Number of code column blocks	f_{max}	Maximum system frequency
M_{sub}	Number of code sub layers	T_{sub}	Number of clocks for each sub layer's iteration

$$Throughput = \frac{f_{max} \times N \times L \times R}{[M \times M_{sub} \times T_{sub} + M - 1 \times T_{idle}] \times ITER_{max}} \text{ Mbps}$$



Conclusion and Potential Future Work

- Conclusion:

- ✓ The proposed MR-SIRA codes and reconfigurable decoder design are **attractive** for applications that require both **excellent code performance** and **low implementation complexity**;
- Possible Work: (1) Structured codes and implementation issues of decoding for LDPC on $Gf(q)$; (2) Application of BP to compressive sensing; (3) Extended application of LDPC codes, i.e., cooperative network coding scenario.

This work was my previous research which had been done in early 2008 before I joined in WCAN.